CMOS Body Driven Quaternary Logic Generator
نویسندگان
چکیده
منابع مشابه
CMOS Body Driven Quaternary Logic Generator
– This paper is about the design, simulation and study of a CMOS quaternary logic generator having a single stage CMOS body driven design. The interest of design is that the circuit consists of only one CMOS circuit, reducing the chip area and also only two supply rails is required to drive the complete circuitry. The multi-valued logic generator, designed here is also demonstrated with and wit...
متن کاملQuaternary Logic Circuits in 2-jum CMOS Technology
Novel quaternary logic circuits, designed in 2-u.m'CMOS technology, are presented. These include threshold detector circuits with an improved output voltage swing and a simple binary-to-quaternary encoder circuit. Based on these, the literal circuits, the quaternary-tobinary decoder, and the quaternary register designs are derived. A novel scheme for improving the power-delay product of pseudo-...
متن کاملQuaternary Logic Look up Table for Cmos Circuits
Interconnections are increasingly one of the dominant contributors to delay, area and energy consumption in CMOS digital circuits now a days. Multiple Valued Logic (MVL) can decrease the average power required for level transitions and also the number of required interconnections are reduced. So the impact of interconnections on overall energy consumption is reduced. In this paper, a quaternary...
متن کاملData-Driven Dynamic Logic versus NP-CMOS Logic, A Comparison
Data-Driven Dynamic Logic (D3L) is an appropriate candidate for replacing conventional dynamic logic in many cases. In our previous paper, we have shown how a D3L-based design can be used in place of a conventional Domino logic [l]. The designed circuit has been shown to have up to 30% less power dissipation compared to its Domino counterpart. This is in addition to the fact that no speed degra...
متن کاملA CMOS Binary Adder Using a Quaternary Ganged-Logic Internal Node
This paper describes the design of a novel CMOS binary fulladder structure which incorporates four-valued signalling internally. A biased CMOS pseudo-lineaadder provides a quaternary signal representing the number of ones in the three binary inputs. Three area-ratioed CMOS inverters interpret this to provide three binary signals which, combined in conventional static CMOS logic, generate the su...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOSR journal of VLSI and Signal Processing
سال: 2012
ISSN: 2319-4197,2319-4200
DOI: 10.9790/4200-0114650